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Abstract
In this paper, we employ an electron beam writer as metrology tool to investigate distortion of an exposed pattern of
alignment marks in heterogeneously bonded InP on silicon. After experimental study of three different bonding and
processing configurations which represent typical on-chip photonic device fabrication conditions, the smallest degree of
linearly-corrected distortion errors is obtained for the directly bonded wafer, with the alignment marks both formed
and measured on the same InP layer side after bonding (equivalent to single-sided processing of the bonded layer).
Under these conditions, multilayer exposure alignment accuracy is limited by the InP layer deformation after the initial
pattern exposure mainly due to the mechanical wafer clamping in the e-beam cassette. Bonding-induced InP layer
deformations dominate in cases of direct and BCB bonding when the alignment marks are formed on one InP wafer side,
and measured after bonding and substrate removal from another (equivalent to double-sided processing of the bonded
layer). The findings of this paper provide valuable insight into the origin of the multilayer exposure misalignment errors
for the bonded III-V on Si wafers, and identify important measures that need to be taken to optimize the fabrication
procedures for demonstration of efficient and high-performance on-chip photonic integrated devices.
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1. Introduction
Availability of advanced silicon processing infrastruc-
ture, achieved through the development of integrated elec-
tronic circuits, is the main reason for large interest in
low cost, high-scale production silicon-based photonic in-
tegrated circuits (PICs) [1]. However, limitations of sili-
con for realizing efficient on-chip light sources mean that
light either has to be coupled into the PIC from an ex-
ternal light source [2], or a different material capable of
efficient light emission has to be integrated on silicon [3].
Perfect candidates for realizing active functionality of the
on-chip photonic devices combined with silicon strengths
are direct-bandgap group III-V semiconductors [4].
The main problem for III-V on Si integration is inher-
ent differences in material parameters. Thermal expan-
sion coefficients mismatch is the main limitation for the
heterogeneous integration [5–7], where two already grown
semiconductor wafers are bonded together either directly
or through some intermediate layer, such as widely used
adhesive benzocyclobutene (BCB) polymer. Specifically,
the linear thermal expansion coefficient for InP (4.6 · 10−6
◦C−1) is almost twice that of Si (2.6 · 10−6 ◦C−1). For
the directly bonded InP on Si wafers, the stress in the
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InP exceeds the critical stress limit and dislocations are
generated above 300 ◦C temperatures [8].
While critical for the integration, differences between
parameters of semiconductors as well as intermediate ma-
terials facilitating integration are also very important for
further steps of photonic devices fabrication. High temper-
ature treatment is important for oxidation, diffusion pro-
cesses, contact annealing, and material (re-)growth. After
substrate removal, the temperature limit of the critical
stress values in III-V directly bonded to Si depends on
the III-V layer thickness. An InP layer of 250 nm is able
to withstand temperatures encountered during the epitax-
ial growth without exceeding the critical stress values and
generation of dislocations [9]. BCB bonding is generally
not suitable for processing where prolonged high temper-
ature exposure is required or certain chemical resistance
limitations apply, as after curing the glass transition occurs
above 350 ◦C temperature [10]. In addition, CMOS com-
patibility may impose stricter temperature requirements.
Alignment for the multilayer exposure is a standard
procedure in the semiconductor device fabrication process,
and the level of alignment accuracy needed for the ad-
vanced photonic integrated devices is very high. This may
be for embedding gain material into the photonic crys-
tal cavities and waveguides for lasers [11], modulators [12]
and photodetectors [13], contacts for electrical operation
of such devices [14], light coupling to/from active III-V
layer into passive Si circuitry [15], or even combinations of
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these. Many factors can, through the complex wafer ge-
ometry changes (arising from deposition of films with non-
uniform residual stress or bonding [16], in-plane stretching
deformations induced by wafer chucking during lithogra-
phy [17]), alter initially defined device patterns and their
relative positions to alignment marks during wafer pro-
cessing in-between exposure steps. In advanced silicon
electronics manufacturing, high-resolution wafer geometry
measurements combined with mechanics-based models are
used as standard process control methods of predicting
and correcting processing-induced overlay errors between
lithography steps [18] to meet the ever-tightening error
budgets. Unfortunately, implementation of such methods
in practice is a complicated task and may not apply for
less-mature Si photonics processing, thus semi-automatic
(or even manual) alignment in less-modern DUV or elec-
tron beam lithography systems is generally used [15].
Wafer bonding adds additional level of complexity in
the process, and affects the alignment accuracy depend-
ing on the type of bonding used [19]. Unless some special
self-aligning device designs [20] or pattern distortion com-
pensation methods are adapted, integration precision usu-
ally only relies on a high density of alignment marks near
device structures. Better understanding of the wafer-scale
non-uniformities of the bonded III-V on Si wafers is there-
fore needed for the design and processing optimization.
In this paper, we present e-beam metrology measure-
ments of processing-induced wafer distortion of 250 nm
InP layers bonded to 2" Si substrates by adhesive BCB
polymer and direct bonding techniques. To our knowl-
edge, this is the first systematic experimental attempt to
quantitatively estimate degree of misalignment arising on
the wafer-scale for the heterogeneously bonded III-V layers
on Si with such precision.
2. Materials and Methods
In this section, the process of wafer bonding using ad-
hesive BCB polymer as well as the direct bonding is de-
scribed. The formation of alignment marks in the bonded
InP layers in a single- and double-sided processing config-
urations is explained. Finally, the main principles of using
e-beam as metrological tool to quantify processing-induced
pattern deformation is introduced and its precision is as-
sessed. Process configurations and methods represent real
conditions encountered during photonic device fabrication,
and is not devised to illustrate the best-case scenario.
Wafer bonding and formation of alignment marks. Mul-
tiple wafers have been prepared in a MOCVD reactor by
epitaxially growing a 250 nm InP layer on top of a lattice-
matched etch-stop InGaAs layer on a 2" (100)-orientation
InP substrates. These wafers were then divided into two
groups for the BCB and direct bonding experiments.
Prior to the BCB bonding, dry etching was used to
define the alignment marks in the top epitaxial layer on
InP wafer. For this, ZEP520A positive e-beam resist of
∼500 nm was spin-coated onto the PECVD-deposited non-
stoichiometric 200 nm silicon nitride (SiNx) etch mask.
An array of 21x21 alignment marks (crosses, with an arm
length of 375 μm and a width of 2 μm) was exposed in
e-beam with a distance of 1.5 mm between the centres of
two neighbouring marks, defining an array pattern of 3x3
cm. After development, the pattern was transferred to the
underlying SiNx layer using RIE etching with CHF3/O2,
and to the 250 nm InP layer by a chlorine-based ICP etch
(the openings are etched into the InP layer instead of hav-
ing isolated material as the alignment marks, because in
this way measurements are not affected by possible local-
ized distortions or adhesion issues of the marks). The rest
of the SiNx was removed by another RIE etch. Finally, a
1 μm thick SiO2 layer was deposited on the InP wafer in
PECVD, while a 1.3 μm thick SiO2 layer was thermally
grown on a 2" (100)-orientation Si wafer. The choice of
introducing SiO2 on both wafers is partially related to in-
creased adhesion to the BCB, but it also serves a purpose
in device operation [21] and optical-coupling schemes [15].
Proceeding with the BCB bonding, both InP with the
defined alignment marks and Si wafers were treated with
AP3000 adhesion promoter, and then a ∼2.5 μm thick
layer of BCB (Cyclotene 3022-46) was spin-coated on the
Si wafer, followed by 5 min soft-bake at 90 ◦C. Stacked
on top facing each other wafers were placed inside a wafer
bonder to cure/polymerize the BCB for 1 hour at 250 ◦C
temperature in vacuum under an applied force of 2 kN.
After the bonding was complete, the InP substrate was
removed by wet etching in HCl, and the etch-stop InGaAs
layer was removed in H2SO4:H2O2:H2O 1:8:8 solution.
The wafer processing and bonding flow described previ-
ously can be considered as an example of the double-sided
process, in which the initial structures are first formed on
the top-side of the III-V layer, followed by wafer bond-
ing, and subsequent alignment and processing from the
back-side of the III-V layer after uncovering it by the
substrate/sacrificial layer removal. If wafer bonding pre-
cedes the formation of the initial structures, the alignment
and further processing are realized from the same side of
the III-V layer, hence denoted as the single-sided process.
These methods are schematically illustrated in Fig. 1.
Both single- and double-sided processing methods were
used to prepare a batch of directly bonded wafers for the
metrology experiments. The process flow for fabricating
the alignment marks in the top InP layer is very sim-
ilar to the one presented earlier, with two main excep-
tions: 1) for transferring the alignment marks from the
SiNx mask to the InP layer with reduced sidewall rough-
ness, we used anisotropic crystallographic-orientation de-
pendent H3PO4:HCl solution with 1:4 ratio instead of ICP
etching, and 2) no PECVD SiO2 layer was deposited on
the InP side before the wafer bonding, as no thick adhesive
layer separates the InP from the thermal glass on silicon
in the final stack.
The direct InP to Si wafer bonding was performed us-
ing an intermediate thin Al2O3 layer [6] to achieve a high
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Figure 1: Schematic representation of double-sided and single-sided
processing methods used for metrology experiments.
bond-strength and avoid problems associated with bond-
ing of two dissimilar surfaces. Both InP and Si wafers were
placed in an ALD chamber, where a thin 2 nm Al2O3 layer
was deposited at 200 ◦C on each side of the wafers. Al2O3
provides surfaces rich in OH-groups, which results in the
immediate hydrogen bonding facilitated by the Van der
Vaals forces after placing the wafers together [22]. The
surfaces were further bound and the bond strength was
increased by placing the wafer stack in a wafer bonder for
1 h at 300 ◦C in vacuum with a force of 2 kN applied to
the stack. Next, the InP substrate and InGaAs etch-stop
layer was removed as described previously leaving the 250
nm InP layer on Si.
From the fabrication standpoint, the single-sided pro-
cessing approach is advantageous as the crucial bonding
step is performed early in the III-V processing stage. This
reduces the chance of introducing particles on the wafer
surface, which cause the decrease of bonding yield and in
the extreme case can even lead to bonding failure. In terms
of wafer surface preparation prior to bonding, no special
cleaning was done neither for the InP wafers taken directly
from the MOCVD reactor after the epitaxial growth, nor
for the InP wafers with the pre-etched alignment marks.
While in the first case it was possible to obtain defect-
free bonding, preventing voids on the pre-processed wafers
after the InP substrate removal is a much more difficult
task, which in principle is achievable with proper cleaning
and/or chemical-mechanical polishing procedures.
E-beam metrology measurements procedure. In order to
determine processing-induced deformation for different InP
to Si wafer bonding and processing approaches presented
in this paper, we used the JEOL JBX-9500FSZ e-beam
system both for lithography and as a metrological SEM.
Quality control of the overlay accuracy for standard Si
processing demonstrated the achievable performance to be
well within the specifications of the machine [23].
For pattern writing, 2" wafers were clamped in the
central slot of a titanium cassette, loaded onto the e-beam
stage, and thermally stabilized for a few hours to limit
temperature drift to within 0.01 ◦C during the single scan.
Thermal drift is the most dominant overlay error source
[24], thus using Ti cassette allows for better thermal sta-
bility, as its thermal expansion coefficient is a few times
smaller than that of aluminium. Next, the instrument col-
umn was calibrated for an electron beam current of 6 nA,
which in conjunction with an aperture size of 80 μm cor-
responds to a beam diameter just below 10 nm.
The e-beammetrology procedure consists of three main
parts: sample positioning using any two alignment marks,
measurement of an array of alignment marks, comparison
and correction of designed and measured positions.
Sample positioning is realized by placing the bonded
InP-on-Si wafer into the cassette, manually adjusting it
in the cassette window, and then tightly clamping from
the back-side with the leaf-spring loaded back-plate. The
cassette is then loaded onto the e-beam stage, where a
100 keV beam scans across arms of two (global) alignment
marks in x - and y-directions, resulting in a detectable
backscattered-electrons signal from the topography and Z
(atomic number) contrast, which in turn allows to deter-
mine the centre-positions of the scanned marks. Measured
centre-positions are then compared to designed values, and
wafer magnification (gain), shift and rotation are corrected
by the machine for subsequent array scanning.
Metrology scanning is performed right after the e-beam
calibration and wafer position correction. A metrology
scan file contains the design coordinates of an array of
alignment marks and parameters for optimal signal detec-
tion. Six independent scans are performed on each wafer in
total, where each mark in the array is scanned at three dif-
ferent arm-positions and each measurement is performed
twice by changing the stage movement pattern (x - and y-
raster type scans) with a fine-scan width of 12 μm or less.
Scanning at different positions allows to obtain a complete
set of data even if some of the experimental values are cor-
rupt due to, for example, particles or bonding defects at
parts of the alignment mark. Also, averaging over multiple
measurements reduces random position detection errors.
Finally, a data file is generated for each array scan in
which the difference between the designed and measured
position of each individual alignment mark is recorded. Af-
ter removing any possibly corrupted data points by erro-
neous detection, the measurements are averaged and vec-
tor maps are plotted after calculation and correction of the
linear components of magnification Mx and My, shift and
3
Figure 2: Histograms representing measured differences between re-
peated metrology scans for (top) x - and (bottom) y-coordinates of
alignment marks in the 21x21 size array defined on the Si wafer.
Solid lines are fitted normal distribution curves.
rotation [25]. In this manner, each and every vector rep-
resents the direction and magnitude of deviation in x - and
y-directions from the designed alignment mark position.
Quantifying baseline accuracy for e-beam metrology. Be-
fore analysing e-beam metrology results for the bonded
wafers, it is important to estimate accuracy and limita-
tions of the metrology system itself. For this purpose,
we used a bare 2" Si wafer. Following exposure and dry
etching procedure of alignment marks similar to that de-
scribed in section 2, the wafer was placed back into the
e-beam cassette to estimate residual wafer-scale errors.
Overall uniformity and repeatability of measurements
is assessed by subtracting vector maps obtained after plac-
ing and re-placing Si wafer in the cassette slot. The data
is plotted in a form of histogram for x - and y-coordinates
separately (Fig. 2), and the statistical 3σ standard devia-
tion is found to be 15 nm for both.
3. Results
In this section, processing-induced alignment marks
pattern deformation is quantified using the e-beam metrol-
ogy measurement results for the BCB and directly bonded
wafers processed in the double- and single-sided manner.
After discussion of the observed characteristic features in
each case, a comparison is made.
Distortion of BCB bonded double-side processed wafers.
As discussed in section 2, for the BCB bonded wafers the
array of alignment marks is scanned from the side opposite
to which it was defined, representing the double-sided pro-
cessing approach. The 3σ standard deviation for the detec-
tion of dry etched alignment marks in InP was estimated to
be below 40 nm for x - and y-directions, worse than for Si.
Nevertheless, the pattern distortion determined after the
correction of magnification, shift and rotation is found to
be much greater than that (Fig. 3). In fact, in large parts
1 µm
Figure 3: Vector map representing processing-induced deformation
of the double-side processed InP layer BCB bonded to 2" Si wafer.
Black circle indicates outline of the 2" wafer; the scale bar is for the
vectors. A uniform linear expansion (Mx − 1 = 1.4 · 10−4, My − 1 =
1.6·10−4) has been subtracted from the measured data, pattern shift
and rotation are corrected.
of the wafer away from the centre, the measured distortion
is on the order of 1 μm and in some parts exceeds even 2
μm. It seems that rather thick 2.5 μm BCB layer allows
for stress relaxation between InP and Si wafers, and after
the InP substrate and sacrificial layer removal, the 250 nm
InP layer is found to be predominantly expanded along one
diagonal direction, while contracted along another (imply-
ing the presence of an orthogonal distortion component
[25]). Although linear, orthogonality correction is beyond
the standard e-beam correction capabilities, meaning that
the pattern distortion in Fig. 3 represents the typical situ-
ation after correction for the multilayer exposure in device
fabrication. Repeated measurements on the BCB bonded
wafers show qualitatively similar orthogonal distortion sig-
natures, but of different orientations. This indicates that
such BCB bonding-induced distortion is generic, but with
randomly oriented orthogonality.
It was previously reported [26] that partially curing
BCB prior to wafer bonding can prevent polymer reflow
and to some degree improve the alignment between two Si
wafers. While such optimization prior to wafer bonding,
using thinner BCB layer, and temperature compensation
of the thermal expansion coefficients differences for InP
and Si (by adjusting top and bottom chuck temperatures
in the wafer bonder) could potentially reduce pattern dis-
tortion, this is a matter of a whole separate study.
The consequences of this significant non-uniform defor-
mation observed for the double-side processed BCB bonded
wafer is that proper wafer-scale correction by using align-
ment marks with larger-spacing is very difficult, and achiev-
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Figure 4: Vector map representing processing-induced deformation
of the double-side processed InP layer directly bonded to 2" Si wafer.
Empty vector map regions correspond to the bonding defects. Black
circle indicates outline of the 2" wafer; the scale bar is for the vectors.
A uniform linear expansion (Mx − 1 = 3.4 · 10−5, My − 1 = 2.2 ·
10−5) has been subtracted from the measured data, pattern shift
and rotation are corrected.
ing high-accuracy alignment to the initial exposure on the
InP wafer after the BCB bonding is difficult. A high den-
sity of closely-placed alignment marks would be needed
for finer compensation, however this would result in dras-
tically prolonged pattern writing time, increased design
complexity and added overall fabrication cost.
Distortion of directly bonded double- and single-side pro-
cessed wafers. For the direct bonding, both double- and
single-sided processing approaches were utilized. Double-
sided processing adds additional requirements for wafer
handling to avoid particle deposition on the surface be-
fore bonding. While a thick BCB layer can embed some of
the smaller particles and prevent the formation of bonding
defects in the InP layer, the thin Al2O3 used as an inter-
mediate layer for the direct bonding is incapable of that.
The InP wafers in these experiments are subject to multi-
ple processing steps during the formation of the alignment
marks. Thus, the appearance of bonding defects is ex-
pected, and indeed is seen in Fig. 4 as a void in the vector
map. Obtaining high bonding yield is challenging for any
kind of direct bonding, however the use of the single-sided
processing approach reduces the number of wafer handling
steps prior to bonding, since the InP wafer can be bonded
to the Si substrate right after the epitaxial growth and
Al2O3 deposition in ALD.
Wet instead of dry etching of the alignment marks was
used for the directly bonded wafers to reduce sidewall
roughness and avoid high temperature during transfer,
however only minor improvement was determined, with 3σ
below 35 nm for x - and y-directions. The metrology mea-
surements of the directly bonded double-sided processed
wafer shows misalignment errors on the order of a few
hundred nm’s across the wafer (Fig. 4). Disproportional
expansion between the centre and outer parts might be
caused by the improper pre-bonding if the initial bonding
did not originate from a single-site, but rather multiple lo-
cations [22]. Deformation asymmetry around the bonding
defect region indicates its local influence.
Significant improvement of the direct bonding over the
BCB bonding is apparent, which would allow for reason-
able alignment precision in most parts of the wafer even
with the use of distantly-spaced alignment marks.
Finally, the pattern distortion for the directly bonded
wafer using the approach of single-sided processing is shown
in Fig. 5. After linear data correction, the central part
of the wafer has high uniformity with the residual distor-
tion errors below 50 nm. However, larger deformations
are observed in the corners, especially the lower left. The
pattern exposure, transfer and metrology for the single-
sided processing are performed after the bonding, thus it is
not expected that these deformations are bonding-induced.
Rather, simple calculations similar to those in [17] indicate
that strain on the order of 5 · 10−6 can be easily induced
on the pattern surface by the deposited stressed SiNx layer
(for our PECVD SiNx ∼450 MPa), which due to the wafer
clamping can result in the in-plane pattern distortion on
the order of 100 nm. At this scale, additional distortion
components contribute, such as localized stress variations
(particles on the wafer surface when clamping in the e-
beam cassette, deposited film non-uniformity) and/or elec-
tromagnetic effects near the e-beam cassette slot edges.
High uniformity of the central part of the wafer allows
for precise alignment using even distantly spaced align-
ment marks compatible with the standard DUV stepper
reticle field size, which can increase device throughput
maintaining high alignment accuracy between exposures.
Finally, to assess the wafer stability at high tempera-
tures, we performed annealing two times at 650 ◦C for 15
min in the phosphine atmosphere, followed by the metrol-
ogy after each annealing step. The difference-vector map
between the initially measured wafer, and after the sec-
ond annealing (Fig. 6) indicates that high temperature
processing for even extended durations does not introduce
considerable additional InP layer deformations. The sur-
face quality of the wafer also does not seem to change,
although we observed some degradation of the alignment
marks, which reduced the metrology precision. Some kind
of protection might be needed if they are already fully de-
fined in the InP layer prior to the annealing step.
Comparison of deformations in bonded wafers. When com-
paring the adhesive-BCB and directly bonded InP to Si
wafers (and inherently double- and single-sided type pro-
cessing), several features are observed.
The pattern defined by the alignment marks in the InP
layer is distorted after the BCB bonding non-uniformly
5
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Figure 5: Vector map representing processing-induced deformation
of the single-side processed InP layer directly bonded to 2" Si wafer.
Black circle indicates outline of the 2" wafer; the scale bar is for the
vectors. A uniform linear expansion (Mx − 1 = 5 · 10−6, My − 1 =
3.7·10−6) has been subtracted from the measured data, pattern shift
and rotation are corrected.
50 nm
Figure 6: Difference-vector map obtained by subtracting metrology
measurements of the pattern on the InP layer directly bonded to
2" Si wafer before and after MOVPE anneal. Black circle indicates
outline of the 2" wafer; the scale bar is for the vectors.
and with a significantly greater magnitude than for the
directly bonded wafer using the double-sided processing
approach. It means that to achieve the same level of mul-
tilayer exposure alignment accuracy, considerably denser
array of alignment marks would be needed for the BCB
bonding, complicating the design, increasing the exposure
as well as the alignment time, and subsequently the cost.
Furthermore, processing temperatures are limited by the
BCB polymer. On the other hand, direct wafer bonding is
more demanding than BCB bonding. It requires greater
care when dealing with particles, including wafer handing,
chemical cleaning and polishing, thus the high bonding
yield is in principle harder to achieve.
The highest wafer-scale alignment precision is achiev-
able on the directly bonded and single-side processed wafer
with relaxed requirements for the density of alignment
marks. Wafer cleanliness requirements are relaxed, as is
only critical prior to bonding. Subsequent wafer process-
ing at high temperatures is also tolerable.
4. Conclusions
An e-beam metrology technique was employed to study
processing-induced deformation of the exposed pattern in
2" InP wafers bonded to Si substrates of the same size pro-
cessed in three different ways. The conclusions are twofold:
first, bonding-induced pattern deformation is dominant for
the double-sided processing approach, where the initial
processing is performed from one InP wafer side, followed
by bonding and substrate removal, revealing another InP-
side from which the alignment is then performed. When
using thick adhesive BCB bonding, deformation on the
order of 1 μm is observed across the entire 2" wafer. It
can be significantly reduced by using direct wafer bonding
instead, however requirements for surface cleanliness are
largely increased in this case to achieve high bonding yield
after wafer processing. Second, the smallest deformation
was experimentally determined for the direct wafer bond-
ing combined with the single-sided processing approach, in
which case the processing and alignment is performed after
the InP wafer is bonded to Si. At this scale, the alignment
accuracy approaches the case when a bare InP or Si wafer
is used and is limited by the pattern deformation induced
during wafer processing by the wafer clamping in the e-
beam cassette. This holds even after prolonged treatment
at 650 ◦C temperature.
Finally, it should be noted that the metrology method
described in this paper could be customized and used as a
convenient tool to determine processing-induced pattern
deformation during device fabrication. This knowledge
could be applied when accounting for and correcting fine
residual-errors prior to the overlay exposure(s).
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